Image sensor and method of fabricating the same

ABSTRACT

Disclosed are image sensors and methods of fabricating the same. The image sensor includes a semiconductor substrate including a pixel zone and a pad zone and having a first surface and a second surface opposing each other, a first pad separation pattern on the pad zone and extending from the first surface of the semiconductor substrate toward the second surface of the semiconductor substrate, a second pad separation pattern extending from the second surface toward the first surface of the semiconductor substrate on the pad zone the second pad and in contact with the first pad separation pattern, and a pixel separation pattern on the pixel zone and extending from the second surface of the semiconductor substrate toward the first surface of the semiconductor substrate.

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a continuation of U.S. patent application Ser. No. 15/994,100, filed May 31, 2018, which itself claims priority under 35 U.S.C. § 119 of Korean Patent Application No. 10-2017-0150692 filed on Nov. 13, 2017, in the Korean Intellectual Property Office, the disclosures of both of which are incorporated herein in their entireties by reference.

BACKGROUND

An image sensor transforms optical images into electrical signals. The image sensor may be classified into a charge coupled device (CCD) type or a complementary metal oxide semiconductor (CMOS) type. A CIS (CMOS image sensor) is a CMOS type image sensor. The CIS may include a plurality of two-dimensionally arranged pixels. Each of the pixels includes a photodiode (PD). The photodiode serves to transform incident light into an electrical signal.

SUMMARY

Some embodiments of inventive concepts provide a highly reliable image sensor and a method of fabricating the same.

According to some embodiments of inventive concepts, an image sensor may include a semiconductor substrate including a pixel zone and a pad zone and having a first surface and a second surface opposing each other, a first pad separation pattern on the pad zone and extending from the first surface toward the second surface of the semiconductor substrate, a second pad separation pattern on the pad zone and extending from the second surface toward the first surface of the semiconductor substrate, the second pad separation pattern being in contact with the first pad separation pattern, and a pixel separation pattern on the pixel zone and extending from the second surface toward the first surface.

According to some embodiments of inventive concepts, an image sensor may include a semiconductor substrate including a pad zone and having a first surface and a second surface opposing each other, a first pad separation pattern on the pad zone and extending from the first surface of the semiconductor substrate toward the second surface of the semiconductor substrate; a second pad separation pattern on the pad zone and extending from the second surface of the semiconductor substrate toward the first surface of the semiconductor substrate, the second pad separation pattern being in contact with the first pad separation pattern, and a through via on the pad zone and spaced apart from the first and second pad separation patterns, the through via penetrating the semiconductor substrate. The first pad separation pattern may be disposed in a trench provided in the semiconductor substrate. The trench may be adjacent to the first surface. The first pad separation pattern may include a liner insulation pattern covering an internal surface of the trench, and a buried insulation pattern filling the trench.

According to some embodiments of inventive concepts, a method of fabricating an image sensor may including providing a semiconductor substrate comprising a pad zone and a pixel zone and having a first surface and a second surface opposing each other, forming on the pad zone a first pad separation pattern in the semiconductor substrate, the first pad separation pattern being adjacent to the first surface of the semiconductor substrate, and etching the second surface of the semiconductor substrate to form on the pad zone a first trench exposing the first pad separation pattern and to form a second trench on the pixel zone.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a plan view showing an image sensor according to example embodiments of the present inventive concept.

FIG. 2 illustrates a cross-sectional view taken along line I-I′ of FIG. 1 according to example embodiments of the present inventive concept.

FIGS. 3A to 3D illustrate cross-sectional views showing section P2 of FIG. 2 according to example embodiments of present inventive concept.

FIG. 4 illustrates an enlarged view showing section P1 of FIG. 1 according to example embodiments of the present inventive concept.

FIG. 5 illustrates a cross-sectional view taken along line II-II′ of FIG. 4 according to example embodiments of the present inventive concept.

FIG. 6 illustrates a circuit diagram showing an image sensor according to example embodiments of the present inventive concept.

FIGS. 7 to 15 illustrate cross-sectional views showing a method of fabricating an image sensor having the cross-section of FIG. 2 according to example embodiments of the present inventive concept.

DETAILED DESCRIPTION OF EMBODIMENTS

It is noted that aspects of the inventive concept described with respect to one embodiment, may be incorporated in a different embodiment although not specifically described relative thereto. That is, all embodiments and/or features of any embodiment can be combined in any way and/or combination. These and other objects and/or aspects of the present inventive concept are explained in detail in the specification set forth below.

Hereinafter, some embodiments of inventive concepts will be described in detail in conjunction with the accompanying drawings to aid in clearly understanding inventive concepts.

FIG. 1 illustrates a plan view showing an image sensor according to some embodiments of inventive concepts. FIG. 2 illustrates a cross-sectional view taken along line I-I′ of FIG. 1.

Referring to FIGS. 1 and 2, a semiconductor substrate 1 including a pad zone A, a logic zone B, and a pixel zone C is illustrated. The semiconductor substrate 1 may have a first surface 1 a and a second surface 1 b opposing each other. The semiconductor substrate 1 may be doped with, for example, P-type conductivity impurities on the pixel zone C. The pixel zone C may include a plurality of unit pixels UP1, UP2, UP3, and/or UP4. The pixel zone C may be provided thereon with transfer transistors, reset transistors, select transistors, and source follower transistors that transmit charges created by incident light. The logic zone B may be provided thereon with a logic circuit including logic transistors LTR that drive the transistors disposed on the pixel zone C. The pad zone A may be provided thereon with a through via 39 including a pad 39 p that provides electricity and/or communicates electrical signals with the logic circuit.

The logic transistors LTR may be disposed on the first surface 1 a. The first surface la may be covered with an interlayer dielectric layer 15. The interlayer dielectric layer 15 may be formed of a multiple layer including one or more of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, or a porous low-k dielectric layer. The interlayer dielectric layer 15 may be provided therein with conductive lines 17. A bottom surface of the interlayer dielectric layer 15 may be covered with a first passivation layer 19. The first passivation layer 19 may be formed of, for example, a silicon nitride layer and/or a polyimide layer.

On the pad zone A, the semiconductor substrate 1 may be provided therein with a first pad separation trench 3 extending from the first surface 1 a toward the second surface 1 b. An internal surface of the first pad separation trench 3 may be conformally covered with a liner insulation pattern 5 b. The liner insulation pattern 5 b may be formed of, for example, a silicon nitride layer. The first pad separation trench 3 may be filled with a first buried insulation pattern 7 a. The first buried insulation pattern 7 a may be formed of a material, for example, a silicon oxide layer, different from that of the liner insulation pattern 5 b. The first buried insulation pattern 7 a and the liner insulation pattern 5 b may constitute a first pad separation pattern 6. It will be understood that, although the terms first, second, third, etc. may be used herein to describe various elements, elements should not be limited by these terms; rather, these terms are only used to distinguish one element from another element. Thus, a first element discussed below could be termed a second element without departing from the scope of the present inventive concepts.

On the pad zone A, the semiconductor substrate 1 may be provided therein with a second pad separation trench 21 a extending from the second surface 1 b toward the first surface 1 a. An internal surface of the second pad separation trench 21 a may be conformally covered with a fixed charge layer 23. The second pad separation trench 21 a may be filled with a second buried insulation layer 25. The fixed charge layer 23 may include either a metal oxide layer including oxygen whose amount is less than its stoichiometric ratio or of a metal fluoride layer including fluorine whose amount is less than its stoichiometric ratio. As such, the fixed charge layer 23 may have a negative fixed charge. The fixed charge layer 23 may include at least one of metal oxide and metal fluoride that include at least one metal selected from the group including hafnium (Hf), zirconium (Zr), aluminum (Al), tantalum (Ta), titanium (Ti), yttrium (Y), and lanthanoid. For example, the fixed charge layer 23 may be or include a hafnium oxide layer or an aluminum fluoride layer. Hole accumulation may occur around the fixed charge layer 23. Therefore, dark current and white spot may be effectively reduced due to the hole accumulation around the fixed charge layer 23. The second buried insulation layer 25 may be formed of a material different from that of the fixed charge layer 23. The second buried insulation layer 25 may be formed of, for example, a silicon oxide layer. A second pad separation pattern 27 may be constituted by the fixed charge layer 23 and the second buried insulation layer 25 that are disposed in the second pad separation trench 21 a.

The first pad separation pattern 6 and the second pad separation pattern 27 may be formed to surround the through via 39 in a plan view. The first pad separation pattern 6 and the second pad separation pattern 27 may be spaced apart from the through via 39. The semiconductor substrate 1 may be partially interposed between the first pad separation pattern 6 and the through via 39 and between the second pad separation pattern 27 and the through via 39. The fixed charge layer 23 and the second buried insulation layer 25 may extend outward from the second pad separation trench 21 a, covering the second surface 1 b.

FIGS. 3A to 3D illustrate cross-sectional views showing section P2 of FIG. 2 according to some embodiments of inventive concepts.

Referring to FIG. 3A, the first pad separation pattern 6 may include a top surface 6 u opposing and spaced apart from the first surface 1 a of the semiconductor substrate 1. The second pad separation pattern 27 may include a bottom surface 27 b opposing and spaced apart from the second surface 1 b of the semiconductor substrate 1. The top surface 6 u of the first pad separation pattern 6 may have a first width W1 greater than a second width W2 of the bottom surface 27 b of the second pad separation pattern 27. The bottom surface 27 b of the second pad separation pattern 27 may be closer than the top surface 6 u of the first pad separation pattern 6 to the first surface 1 a. For example, a portion of the second pad separation pattern 27 may be inserted into the first pad separation pattern 6. The first pad separation pattern 6 may have a bottom surface 6 b coplanar with the first surface 1 a.

Referring to FIG. 3B, according to some embodiments, the bottom surface 27 b of the second pad separation pattern 27 may be located at the same level as that of the top surface 6 u of the first pad separation pattern 6. The top surface 6 u of the first pad separation pattern 6 may have a width greater than that of the bottom surface 27 b of the second pad separation pattern 27.

Dissimilarly, referring to FIG. 3C, the bottom surface 27 b of the second pad separation pattern 27 may be located at the same level as that of the top surface 6 u of the first pad separation pattern 6. The top surface 6 u of the first pad separation pattern 6 may have the same width as that of the bottom surface 27 b of the second pad separation pattern 27.

In some embodiments, referring to FIG. 3D, one side of the lower end of the second pad separation pattern 27 may laterally protrude from the first pad separation pattern 6. One side of the upper end of the first pad separation pattern 6 may laterally protrude from the second pad separation pattern 27. The protruding direction of the one side lower end of the second pad separation pattern 27 may be opposite to the protruding direction of the one side upper end of the first pad separation pattern 6. The second pad separation pattern 27 may include a first bottom surface 27 b 1 in contact with the first pad separation pattern 6 and a second bottom surface 27 b 2 laterally protruding from the first pad separation pattern 6. The second bottom surface 27 b 2 may be closer than the first bottom surface 27 b 1 to the first surface 1 a of the semiconductor substrate 1.

Referring back to FIGS. 1 and 2, the through via 39 may be disposed in a through via hole 33 penetrating the second buried insulation layer 25, the fixed charge layer 23, the semiconductor substrate 1, and a portion of the interlayer dielectric layer 15. The through via 39 may be coupled to one of the conductive lines 17. The through via 39 may include a first metal layer 35 and a second metal layer 37 different from each other. The first metal layer 35 may have an electrical resistance less than that of the second metal layer 37. The second metal layer 37 may exhibit superior gap-fill characteristics to those of the first metal layer 35. The first metal layer 35 may be or may include, for example, tungsten. The second metal layer 37 may be or may include, for example, aluminum. The pad 39 p may protrude outward from the second buried insulation layer 25. The pad 39 p may have a width greater than that of the through via 39 disposed in the through via hole 33.

The pixel zone C may be provided thereon with a pixel separation pattern 29 that separates the unit pixels UP1, UP2, UP3, and UP4 from each other. The pixel separation pattern 29 may have a network shape in a plan view. The pixel separation pattern 29 may be disposed in a pixel separation trench 21 b extending from the second surface 1 b toward the first surface 1 a. The pixel separation pattern 29 may include the fixed charge layer 23 and the second buried insulation layer 25. The fixed charge layer 23 may extend from the second surface 1 b and conformally cover an internal surface of the pixel separation trench 21 b. The second buried insulation layer 25 may fill the pixel separation trench 21 b. The pixel separation pattern 29 may be spaced apart from the first surface 1 a. A pixel separation region 13 may be disposed between the first surface 1 a and the pixel separation pattern 29. The pixel separation region 13 may be or may include an impurity-doped region that is doped with impurities having the same conductivity, for example, P-type conductivity, as that of the impurities doped in the semiconductor substrate 1. An impurity concentration of the pixel separation region 13 may be greater than that of the semiconductor substrate 1. The pixel separation region 13 may be disposed adjacent to the first surface 1 a, and may serve as a device isolation layer defining an active region. The pixel separation trench 21 b may not be formed to reach the first surface 1 a, and the pixel separation region 13 may be disposed, thereby reducing dark current. A first distance D1 between the second surface 1 b and the bottom surface 27 b of the second pad separation pattern 27 may be identical to or less than a second distance D2 between the second surface 1 b and a bottom surface 29 b of the pixel separation pattern 29. For example, a third distance D3 from the first surface 1 a to the second pad separation pattern 27 may be identical to or greater than a fourth distance D4 from the first surface 1 a to the pixel separation pattern 29. A distance from the second surface 1 b of the semiconductor substrate 1 to the pixel separation region 13 may be substantially the same as a distance from the second surface 1 b of the semiconductor substrate 1 to the first pad separation pattern 6.

The logic zone B may be provided thereon with a logic separation pattern 7 b defining an active region of the logic transistor LTR. The logic separation pattern 7 b may be disposed in a logic separation trench 9 extending from the first surface 1 a toward the second surface 1 b. The logic separation pattern 7 b may be formed of the same material as that of the first buried insulation pattern 7 a. A fifth distance D5 between the first surface 1 a and the top surface 6 u of the first pad separation pattern 6 may be greater than a sixth distance D6 between the first surface 1 a and a top surface 7 bu of the logic separation pattern 7 b. For example, the fifth distance D5 may be about twice the sixth distance D6. In this sense, a seventh distance D7 from the second surface 1 b to the first pad separation pattern 6 may be less than an eighth distance D8 from the second surface 1 b to the logic separation pattern 7 b.

FIG. 4 illustrates an enlarged view showing section P1 of FIG. 1. FIG. 5 illustrates a cross-sectional view taken along line II-II′ of FIG. 4. FIG. 6 is a circuit diagram illustrating an image sensor according to some embodiments of the present inventive concept.

Referring to FIGS. 1, 2, 4, 5, and 6, the unit pixels UP1, UP2, UP3, and UP4 may include a first unit pixel UP1, a second unit pixel UP2, a third unit pixel UP3, and a fourth unit pixel UP4 that are adjacent to each other. The first unit pixel UP1, the second unit pixel UP2, the third unit pixel UP3, and the fourth unit pixel UP4 may share a single floating diffusion region FD. The first unit pixel UP1 may include a first transfer gate TG1 and a first photoelectric conversion part PD1 that is disposed in the semiconductor substrate 1. For example, the first unit pixel UP1 may have the first transfer gate TG1 at its corner adjacent to the second, third, and fourth unit pixels UP2, UP3, and UP4. The second unit pixel UP2 may include a second transfer gate TG2 and a second photoelectric conversion part PD2 that is disposed in the semiconductor substrate 1. For example, the second unit pixel UP2 may have the second transfer gate TG2 at its corner adjacent to the first, third, and fourth unit pixels UP1, UP3, and UP4. Each of the first and second unit pixels UP1 and UP2 may have a third width W3 parallel to a first direction X and a fourth width W4 parallel to a second direction Y intersecting the first direction X. The third width W3 may be substantially the same as the fourth width W4.

A reset gate RG, a select gate SEL, and a source follower gate SF may be disposed on the third and fourth unit pixels UP3 and UP4. For example, the third unit pixel UP3 may include a third transfer gate TG3, a third photoelectric conversion part PD3 disposed in the semiconductor substrate 1, the reset gate RG, and a portion of the source follower gate SF. The fourth unit pixel UP4 may include a fourth transfer gate TG4, a fourth photoelectric conversion part PD4 disposed in the semiconductor substrate 1, the select gate SEL, and other portions of the source follower gate SF. In order to secure spaces accommodating the reset gate RG, the select gate SEL, and the source follower gate SF, each of the third and fourth unit pixels UP3 and UP4 may have a fifth width W5 parallel to the second direction Y and greater than the fourth width W4. For example, the pixel separation pattern 29 may have a relatively small length corresponding to the fourth width W4 and a relatively great length corresponding to the fifth width W5. Each of the third and fourth unit pixels UP3 and UP4 may have the third width W3 parallel to the first direction X.

Each of the first to fourth photoelectric conversion parts PD1, PD2, PD3, and PD4 may include an impurity-doped region that is doped with impurities having an opposite conductivity, for example, N-type conductivity, to that of the impurities doped in the semiconductor substrate 1. A PN junction may be formed by the N-type conductivity doped region and the P-type conductivity doped region in the semiconductor substrate 1, creating electron-hole pairs when light is incident.

The floating diffusion region FD may be doped with impurities having an opposite conductivity, for example, N-type conductivity, to that of the impurities doped in the semiconductor substrate 1. The pixel separation pattern 29 may be disposed beneath the floating diffusion region FD. An auxiliary pixel separation region 14 may be disposed between the pixel separation pattern 29 and the floating diffusion region FD. The auxiliary pixel separation region 14 may be doped with the same impurities at the same concentration as that of the pixel separation region 13. For example, on the third unit pixel UP3, the pixel separation region 13 may be interposed between the third photoelectric conversion part PD3 and a channel region beneath the reset gate RG, such that charges generated in the third photoelectric conversion part PD3 may be prevented from flowing into the channel region beneath the reset gate RG.

Referring to FIGS. 4 and 6, charges created in the first to fourth unit pixels UP1 to UP4 may be sequentially transferred. First, a power voltage VDD may be applied to a drain of reset transistor including the reset gate RG and a drain of source follower transistor including the source follower gate SF, discharging charges remaining in the floating diffusion region FD. Afterwards, the reset transistor may be turned off and the first transfer gate TG1 may be supplied with a voltage, with the result that charges generated in the first photoelectric conversion part PD1 may be transferred to and accumulated in the floating diffusion region FD. A bias of the source follower gate SF may change in proportion to an amount of the accumulated charges, and this may lead to a variation in source potential of the source follower transistor. In this case, when a select transistor including the select gate SEL is turned on, a signal based on accumulated charges may be read out of a signal readout line Vout. Successively, the same operation may be performed on the second to fourth unit pixels UP2 to UP4.

Referring back to FIG. 2, a second passivation layer 41 may be disposed on the second buried insulation layer 25. The second passivation layer 41 may be formed of, for example, a silicon nitride layer or a polyimide layer. The pixel zone C may be provided thereon with color filters 43 a and 43 b disposed on the second passivation layer 41. For example, each of the color filters 43 a and 43 b may have one of red, green, and blue colors. Micro-lenses 45 may be disposed on the color filters 43 a and 43 b. The color filters 43 a and 43 b and the micro-lenses 45 may be disposed on the second passivation layer 41 on the second surface 1 b, or on the first passivation layer 19 on the first surface 1 a. On the pad zone A, the second passivation layer 41 may cover a sidewall of the pad 39 a and partially expose a top surface of the pad 39 p.

FIGS. 7 to 15 illustrate cross-sectional views showing a method of fabricating an image sensor having the cross-section of FIG. 2.

Referring to FIG. 7, there may be prepared a semiconductor substrate 1 including a pad zone A, a logic zone B, and a pixel zone C. The semiconductor substrate 1 may have a first surface 1 a and a second surface 1 b opposing each other. The semiconductor substrate 1 on the pixel zone C may be doped with, for example, P-type conductivity impurities. The first surface 1 a of the semiconductor substrate 1 may be etched to form a first pad separation trench 3 on the pad zone A.

Referring to FIG. 8, a mask layer may be conformally formed on the entirety of the first surface 1 a of the semiconductor substrate 1. The mask layer may be or include, for example, a silicon nitride layer. The mask layer may be formed to conformally cover an inner wall of the first pad separation trench 3. The mask layer may not completely fill the first pad separation trench 3. Although not shown, a photoresist pattern may be formed on the mask layer, and then the photoresist pattern may be utilized as an etching mask to pattern the mask layer on the logic zone B, thereby forming a mask pattern 5 a defining a logic separation trench 9. The photoresist pattern may be removed. The mask pattern 5 a may be utilized as an etching mask to etch the semiconductor substrate 1 on the logic zone B, which may form the logic separation trench 9. The mask pattern 5 a may be stacked thereon with a first buried insulation layer 7 filling the logic separation trench 9 and the first pad separation trench 3. The first buried insulation layer 7 may be formed of, for example, a silicon oxide layer.

Referring to FIGS. 1, 4, and 9, a planarization etching process such as chemical mechanical polishing (CMP) or etch-back may be performed to remove the first buried insulation layer 7 and the mask pattern 5 a on the first surface 1 a of the semiconductor substrate 1, thereby forming a logic separation pattern 7 b on the logic zone B simultaneously with forming on the pad zone A a first pad separation pattern 6 consisting of a liner insulation pattern 5 b and a first buried insulation pattern 7 a. An ion implantation process may be performed to form on the pixel zone C first to fourth photoelectric conversion parts PD1, PD2, PD3, and PD4 in first to fourth unit pixels UP1, UP2, UP3, and UP4, respectively.

Referring to FIGS. 1, 4, and 10, an ion implantation process may be performed to form a pixel separation region 13 defining an active region on each of the unit pixels UP1 to UP4, and thus the semiconductor substrate 1 may include therein the pixel separation region 13 adjacent to the first surface 1 a on the pixel zone C. Transfer gates TG1, TG2, TG3, and TG4, reset gates RG, source follower gates SF, and select gates SEL may be formed on the first surface 1 a of the semiconductor substrate 1. An ion implantation process may be performed to form source/drain regions on opposite sides of each of the gates TG, RG, SF, and SEL, and to form a floating diffusion region FD. A logic transistor LTR may also be formed on the logic zone B.

Referring to FIG. 11, an interlayer dielectric layer 15 and conductive lines 17 may be formed on the first surface 1 a of the semiconductor substrate 1. A first passivation layer 19 may be formed on the interlayer dielectric layer 15. The semiconductor substrate 1 may be turned upside down to cause the second surface 1 b to face upward.

Referring to FIG. 12, an etching process may be performed such that the second surface 1 b of the semiconductor substrate 1 may be etched to form on the pad zone A a second pad separation trench 21 a exposing the first pad separation pattern 6 and at the same time to form on the pixel zone C a pixel separation trench 21 b exposing the pixel separation region 13. The second pad separation trench 21 a may be formed to have a width greater than that of the pixel separation trench 21 b. When the etching process is performed, the first pad separation pattern 6 may serve as an etch stop layer. Accordingly, the pixel separation trench 21 b may be precisely controlled in depth, and an image sensor may be fabricated to have enhanced reliability. When, as illustrated in FIG. 3A, the top surface 6 u of the first pad separation pattern 6 is formed to have a first width W1 greater than a second width W2 of the bottom surface 27 b of the second pad separation pattern 27, a misalignment may be prevented when the etching process is performed to form the second pad separation trench 21 a. As the first pad separation pattern 6 serving as an etch stop layer is not be formed on a floor of the pixel separation trench 21 b on the pixel zone C, the pixel separation trench 21 b may be formed deeper than the second pad separation trench 21 a.

The first pad separation pattern 6 may contribute to forming the second pad separation trench 21 a and the pixel separation trench 21 b at the same time. When the first pad separation pattern 6 is not formed, it may be necessary that the second pad separation trench 21 a be formed much deeper to insulate the semiconductor substrate 1 from a through via (39 of FIG. 15) which will be discussed below. For example, the second pad separation trench 21 a may be formed to reach the first surface 1 a so as to expose the interlayer dielectric layer 15. In this case, due to difference in etching depth, it may be difficult to form the second pad separation trench 21 a and the pixel separation trench 21 b at the same time. If one of the second pad separation trench 21 a and the pixel separation trench 21 b is formed earlier than the other, a required photoresist pattern may remain in one of the second pad separation trench 21 a and the pixel separation trench 21 b, which may induce process failure. However, according to inventive concepts, since the first pad separation pattern 6 is contributed to the simultaneous formation of the second pad separation trench 21 a and the pixel separation trench 21 b, such process failure may be prevented.

Referring to FIG. 13, a fixed charge layer 23 may be conformally formed on the entirety of the second surface 1 b of the semiconductor substrate 1. The fixed charge layer 23 may be stacked thereon with a second buried insulation layer 25 filling the second pad separation trench 21 a and the pixel separation trench 21 b. Accordingly, a second pad separation pattern 27 may be formed in the second pad separation trench 21 a, and at the same time, a pixel separation pattern 29 may be formed in the pixel separation trench 21. The pixel separation pattern 29 may separate the unit pixels UP1 to UP4 from each other. Although not shown, a planarization etching process may be performed to planarize a top surface of the second buried insulation layer 25.

Referring to FIG. 14, on the pad zone A, the second buried insulation layer 25, the fixed charge layer 23, the semiconductor substrate 1, and the interlayer dielectric layer 15 may be patterned to form a through via hole 33 exposing the conductive line 17.

Referring to FIG. 15, a first metal layer 35 may be formed on the entirety of the second surface 1 b of the semiconductor substrate 1, covering an internal surface of the through via hole 33. A second metal layer 37 may be formed on the first metal layer 35, filling the through via hole 33. The first metal layer 35 may be or include tungsten, and the second metal layer 37 may be or include aluminum. The second metal layer 37 and the first metal layer 35 may be patterned to form a through via 39 in the through via hole 33 and at the same time to form a pad 39 p on the second buried insulation layer 25.

Referring back to FIG. 2, a second passivation layer 41 may be conformally formed on the second surface 1 b of the semiconductor substrate 1, and then patterned to expose the pad 39 p. On the pixel zone C, color filters 43 a and 43 b and micro-lenses 45 may be formed on the second passivation layer 41.

An image sensor according to some embodiments of inventive concepts may increase in reliability and decrease in dark current and white spot. A method of fabricating an image sensor according to some embodiments of inventive concepts may solve the problem that a photoresist pattern remains in the second pad separation trench and the pixel separation trench.

As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items. Expressions such as “at least one of,” when preceding a list of elements, modify the entire list of elements and do not modify the individual elements of the list.

As described above, the embodiments have been described with reference to the drawings and the specification. Although the embodiments have been described using specific terms in the specification, these terms are used to describe the technical idea of the present disclosure but are not used to limit the meaning or limit the scope of the present disclosure in the claims. While the inventive concepts have been particularly shown and described with reference to embodiments thereof, it will be understood that various changes in form and details may be made therein without departing from the spirit and scope of the following claims. 

What is claimed is:
 1. A method of fabricating an image sensor, the method comprising: providing a semiconductor substrate comprising a pad zone and a pixel zone and having a first surface and a second surface opposing each other; forming on the pad zone a first pad separation pattern in the semiconductor substrate, the first pad separation pattern being adjacent to the first surface of the semiconductor substrate; and etching the second surface of the semiconductor substrate of the semiconductor substrate to form on the pad zone a first trench exposing the first pad separation pattern and to form a second trench on the pixel zone.
 2. The method of claim 1, wherein the semiconductor substrate further comprises a logic zone, and wherein the method further comprises: forming a third trench on the pad zone; forming a mask pattern conformally covering an internal surface of the third trench and having an opening on the logic zone; utilizing the mask pattern to form a fourth trench in the semiconductor substrate on the logic zone; forming a buried insulation layer to fill the third trench and the fourth trench; and removing the mask pattern and the buried insulation layer on the first surface of the semiconductor substrate to form in the third trench the first pad separation pattern comprising the mask pattern and the buried insulation layer and to form in the fourth trench a logic separation pattern comprising the buried insulation layer, wherein the logic separation pattern defines an active region on the logic zone.
 3. The method of claim 1, wherein the first trench and the second trench are formed at a same time.
 4. The method of claim 3, wherein the first pad separation pattern serves as an etch stop layer when forming the first trench.
 5. The method of claim 1, wherein the first pad separation pattern is formed to have a first width greater than a second width of the first trench.
 6. The method of claim 1, further comprising: forming a second pad separation pattern in the first trench; and forming a pixel separation pattern in the second trench.
 7. The method of claim 6, wherein a portion of the second pad separation pattern is inserted into the first pad separation pattern.
 8. The method of claim 6, wherein the second pad separation pattern has a bottom portion contacting the first pad separation pattern and laterally protruding from the first pad separation pattern.
 9. The method of claim 6, wherein the first pad separation pattern has a first width that increases closer to the first surface, and wherein the second pad separation pattern has a second width that increases closer to the second surface.
 10. A method of fabricating an image sensor, the method comprising: providing a semiconductor substrate comprising a pad zone and a pixel zone and having a first surface and a second surface opposing each other; forming on the pad zone a first pad separation pattern in the semiconductor substrate, wherein the first pad separation pattern is adjacent to the first surface of the semiconductor substrate; forming pixel separation regions in the semiconductor substrate adjacent to the first surface on the pixel zone, the pixel separation regions defining pixel active regions; etching the second surface of the semiconductor substrate to form a first trench on the pad zone exposing the first pad separation pattern and to form second trenches exposing the pixel separation regions on the pixel zone; forming a second pad separation pattern in the first trench; and forming pixel separation patterns in the second trenches.
 11. The method of claim 10, wherein the semiconductor substrate further comprises a logic zone, and wherein the method further comprises: forming a third trench on the pad zone; forming a mask pattern conformally covering an internal surface of the third trench and having an opening on the logic zone; utilizing the mask pattern to form a fourth trench in the semiconductor substrate on the logic zone; forming a buried insulation layer to fill the third trench and the fourth trench; and removing the mask pattern and the buried insulation layer on the first surface of the semiconductor substrate to form in the third trench the first pad separation pattern comprising the mask pattern and the buried insulation layer and to form in the fourth trench a logic separation pattern comprising the buried insulation layer, wherein the logic separation pattern defines a logic active region on the logic zone.
 12. The method of claim 11, wherein a portion of the second pad separation pattern is inserted into the first pad separation pattern.
 13. The method of claim 11, wherein the second pad separation pattern has a bottom portion contacting the first pad separation pattern and laterally protruding from the first pad separation pattern.
 14. The method of claim 11, wherein the first pad separation pattern has a first width that increases closer to the first surface, and wherein the second pad separation pattern has a second width that increases closer to the second surface.
 15. The method of claim 11, wherein forming the second pad separation pattern and forming the pixel separation patterns are performed at a same time.
 16. The method of claim 11, further comprising: forming an interlayer dielectric layer on the first surface and forming a conductive line in the interlayer dielectric layer before etching the second surface of the semiconductor substrate; and forming a conductive pattern penetrating the semiconductor substrate and the interlayer dielectric layer on the pad zone after forming the pixel separation patterns, the conductive pattern connected to the conductive line.
 17. The method of claim 16, wherein both the first pad separation pattern and the second pad separation pattern are spaced apart from the conductive pattern and surround the conductive pattern.
 18. A method of fabricating an image sensor, the method comprising: providing a semiconductor substrate comprising a pad zone and a pixel zone and having a first surface and a second surface opposing each other; forming on the pad zone a first pad separation pattern in the semiconductor substrate, the first pad separation pattern being adjacent to the first surface of the semiconductor substrate; forming pixel separation regions in the semiconductor substrate adjacent to the first surface on the pixel zone, the pixel separation regions defining pixel active regions; forming an interlayer dielectric layer on the first surface and forming a conductive line in the interlayer dielectric layer; etching the second surface of the semiconductor substrate to form on the pad zone a first trench exposing the first pad separation pattern and to form second trenches exposing the pixel separation regions on the pixel zone; forming a second pad separation pattern in the first trench and pixel separation patterns in the second trenches; and forming a conductive pattern penetrating the semiconductor substrate and the interlayer dielectric layer on the pad zone after forming the pixel separation patterns, the conductive pattern connected to the conductive line.
 19. The method of claim 18, wherein a portion of the second pad separation pattern is inserted into the first pad separation pattern.
 20. The method of claim 18, wherein the second pad separation pattern has a bottom portion contacting the first pad separation pattern and laterally protruding from the first pad separation pattern. 